

ABSTRACT OF THE DISCLOSURE

1 Selfaligned Source/Drain FinFET Process Flow

2 A selfaligned FinFET is fabricated by defining a set of fins in a
3 semiconductor wafer, depositing gate material over the fins, defining a gate
4 hardmask having a thickness sufficient to withstand later etching steps,
5 etching the gate material outside the hardmask to form the gate, depositing a
6 conformal layer of insulator over the gate and the fins, etching the insulator
7 anistotropically until the insulator over the fins is removed down to the
8 substrate, the hardmask having a thickness such that a portion of the
9 hardmask remains over the gate and sidewalls remain on the gate, and
10 forming source and drain areas in the exposed fins while the gate is
11 protected by the hardmask material.